

# All Silicon Electrode Photocapacitor for Integrated Energy Storage and Conversion


Adam P. Cohn,<sup>†</sup> William R. Erwin,<sup>§</sup> Keith Share,<sup>†,‡</sup> Landon Oakes,<sup>†,‡</sup> Andrew S. Westover,<sup>†,‡</sup> Rachel E. Carter,<sup>†</sup> Rizia Bardhan,<sup>§</sup> and Cary L. Pint<sup>\*,†,‡</sup>

<sup>†</sup>Department of Mechanical Engineering, <sup>‡</sup>Interdisciplinary Materials Science Program, and <sup>§</sup>Department of Chemical Engineering, Vanderbilt University, Nashville, Tennessee 37235, United States

## S Supporting Information

**ABSTRACT:** We demonstrate a simple wafer-scale process by which an individual silicon wafer can be processed into a multifunctional platform where one side is adapted to replace platinum and enable triiodide reduction in a dye-sensitized solar cell and the other side provides on-board charge storage as an electrochemical supercapacitor. This builds upon electrochemical fabrication of dual-sided porous silicon and subsequent carbon surface passivation for silicon electrochemical stability. The utilization of this silicon multifunctional platform as a combined energy storage and conversion system yields a total device efficiency of 2.1%, where the high frequency discharge capability of the integrated supercapacitor gives promise for dynamic load-leveling operations to overcome current and voltage fluctuations during solar energy harvesting.

**KEYWORDS:** Solar supercapacitor, photocapacitor, energy storage, dye-sensitized solar cell, supercapacitor, porous silicon, polymer electrolytes



A key obstacle facing the practical incorporation of renewable energy technologies onto the power grid is the intermittent nature of renewable energy resources. The route toward decentralized energy systems that can produce an on-demand power output under intermittent cycles of power generation requires innovation in the devices and power electronics utilized for conversion systems. In this manner, integrating energy storage devices with energy harvesting technologies can provide the temporal flexibility needed to balance local power generation and power consumption.<sup>1,2</sup>

Among the various energy storage technologies, supercapacitors stand out with their capability to perform high-frequency cycling and high-power delivery while maintaining high round-trip efficiencies, which is necessary to sustain power quality management for grid-level applications.<sup>3</sup> Furthermore, storing charge through a physical double layer alleviates the issue of cycle-to-cycle fading and, as a result, commercial supercapacitors are rated for over a million cycles.<sup>4</sup> Additionally, unlike stationary power sources, such as lead-acid batteries, which are heavy and contain toxic or flammable materials that require external packaging, supercapacitors are a promising option for direct integration at the point of conversion. Such integration into the conversion materials themselves can eliminate additional ac–dc inversion, which improves the total energy efficiency of a power delivery unit installed in a home or building.

While the photocapacitor, a device that combines the function of energy conversion and energy storage, dates back


a decade,<sup>5</sup> it has only been recently that such devices have been reported with practical efficiencies.<sup>5–22</sup> Furthermore, most devices that integrate energy storage and energy conversion into a single template require multistep fabrication techniques with nanocarbon materials and/or nanoscale metal-oxides that further strains the commercial outlook of the (typically) third-generation solar devices with which they are coupled, because the combined efficiency, manufacturing costs, and raw materials costs are the deciding factor for grid-scale deployment. In these reports, the best efficiencies reported for the combined storage and conversion system remain near or below 2%.<sup>9</sup> However, to qualify the integration route as being meaningful, any combined system must emphasize a cost, efficiency, or manufacturing benefit of integration versus the utilization of separate embodiments of energy storage and conversion. This specifically poses a challenge for devices requiring multiple sophisticated steps for material and device fabrication, devices relying on expensive materials, and devices where complex packaging requirements are necessary due to on-board electrolytes.

In this report, we overcome many of these challenges by using a simple, wafer-scale process to fabricate a multifunctional electrode from a silicon wafer. This central electrode replaces the Pt conventionally used in DSSC anodes while dually serving

Received: February 9, 2015

Revised: March 23, 2015

Published: March 25, 2015




**Figure 1.** (A) Scheme of the integrated device configuration, showing the three-electrode architecture utilized in testing of the integrated, solid-state DSSC-supercapacitor system with SEM images of the porous silicon layer responsible for both the energy storage and conversion active materials in this device. (B) Band diagram of the photocapacitor device and charge transport processes occurring under illumination. (C) Photograph of a full 4" silicon wafer following electrochemical etching. (D) SEM image of carbonized porous silicon material (SB = 200 nm). (E) Photograph of a representative full solid-state integrated DSSC-supercapacitor device as is utilized for the experiments in this work.

as an electrode for an electrochemical supercapacitor. Compared to other routes, where nanomaterial synthesis or fabrication must be employed on a common conductive electrode, our approach takes advantage of standard semiconductor manufacturing processes to utilize the material contained in a single silicon wafer for both energy storage and conversion functions. Capitalizing on common materials and techniques that benefit the performance of both functions, we demonstrate operation of this combined system with efficiency of up to 2.1%, which resides among the best values so far reported in the literature.

In order to transform a silicon wafer into a multifunctional electrode, we employ a two-step material fabrication process that involves (i) double-sided electrochemical fabrication of porous silicon, and (ii) a thermal carbon passivation that is self-catalyzed by the porous silicon material. Our device architecture, utilizing this central silicon wafer, is illustrated in Figure 1. The double-sided porous silicon etching is performed in an AMMT wafer-scale silicon etching system, where both sides of the electrode (0.01–0.02 Ωcm; p-Si) are exposed to an electrolyte containing 3:8 v/v HF and ethanol. Etching is performed equivalently on both sides of the silicon wafer to create an 8 μm deep nanoporous layer. The porous region consists of main pore channels that branch off into smaller subchannels resulting in a high-surface-area interface that is favorable for both charge storage and transfer (Figure 1D) with average pore size of ~25 nm. Whereas silicon exhibits native reactivity with most electrochemical environments, our previous work has demonstrated that nanoscale silicon catalyzes a few-layered carbon (graphene-like) coating when heated in a thermal environment with a carbon precursor, protecting the silicon from electrochemical corrosion.<sup>23,24</sup> This previously discussed approach is utilized in this work using a double-sided porous silicon material, where both sides of the silicon wafer are

exposed simultaneously to the flow of precursor gases in a chemical vapor deposition system using a ratio of 1:40:100 C<sub>2</sub>H<sub>2</sub>/H<sub>2</sub>/Ar, respectively, at temperature ramps of up to 750 °C. Transmission electron microscopy (TEM) energy dispersive X-ray (EDS) characterization indicates the conformal nature of the carbon coating (Supporting Information Figure S1). Cross-sectional and top-view Raman maps indicate the uniformity of the carbon coating on the porous silicon and the consistency of the carbon chemical properties emphasized by the ratio of the D and G peaks observed in the Raman spectra (Supporting Information Figures S3 and S4). In order to demonstrate the usability of the supercapacitor electrode, we also fabricated an identically etched, single-sided silicon wafer to serve as the supercapacitor counter electrode, or anode (electrode 3). The supercapacitor electrodes were coupled with an ionic polymer, poly(ethylene-oxide)/1-ethyl-3-methylimidazolium tetrafluoroborate (PEO-EMIBF<sub>4</sub>) with 1:3 mass ratio, to serve as the solid-state supercapacitor electrolyte while also providing mechanical support as has been previously reported.<sup>25</sup> Finally, we constructed the FTO glass/TiO<sub>2</sub> DSSC anode (electrode 1) and secured it to the middle silicon electrode (electrode 2), which serves as the DSSC cathode, using heated Surlyn. Subsequently, an I<sup>-</sup>/I<sub>3</sub><sup>-</sup> redox electrolyte was injected into the sealed interface.<sup>26</sup> Further experimental details of material and device fabrication are available in the Supporting Information, including analysis of the TiO<sub>2</sub> electrode material (Supporting Information Figure S5). The fabrication process described yielded a self-supporting integrated energy storage and conversion device (Figure 1E) building upon active conversion and storage materials of TiO<sub>2</sub>, Si, and C.

To clarify the operating mechanisms of the photocapacitor, Figure 1B illustrates the charge transport processes, and this is further discussed in detail in the Supporting Information




**Figure 2.** Analysis of the isolated supercapacitor performance in the integrated DSSC-supercapacitor. (A) Cyclic voltammety curves at 25, 50, and 100 mV/s scan rates. (B) Galvanostatic charge–discharge curves taken at footprint-specific current densities of 0.05, 0.1, and 0.25 mA/cm<sup>2</sup>.

(Figure S8). At the onset of charging, there is no potential difference between electrodes 1, 2, and 3. Photons from the incident solar illumination with energy greater than  $\sim 1.7$  eV are absorbed by the ruthenium dye, exciting dye molecules from the ground state (S) to the excited state (S<sup>\*</sup>). Excited electrons from the dye are then injected into the conduction band of the TiO<sub>2</sub>, resulting in the reduction of the dye (S<sup>+</sup>). The injected electrons diffuse through the mesoporous TiO<sub>2</sub> layer to the FTO layer, which serves as the negative electrode (electrode 1). Electrons then travel through the external wiring to electrode 3, where they are stored in conjunction with the formation of an electrostatic double layer of mostly cations (EMI<sup>+</sup>) in the ionic polymer. Meanwhile, the electrons that were lost by the dye are replenished by the iodine redox mediator that reduces the S<sup>+</sup> dye back to its ground state (S). In this process, the iodine ions (I<sup>-</sup>) are oxidized to form I<sub>3</sub><sup>-</sup>, which diffuses to the carbonized porous silicon (electrode 2), where the carbon coating facilitates the reduction back to iodine ions (I<sup>-</sup>). The continued oxidation of the iodine redox mediator drains electrons from electrode 2, giving it a net positive charge and driving the formation of an electrostatic double layer of mostly anions (BF<sub>4</sub><sup>-</sup>) in the ionic polymer on the “supercap side” of electrode 2. These double layers that form simultaneously at the electrode–ionic polymer interface of the high-surface area electrodes (2 and 3) facilitate the efficient storage of the photogenerated charge. The photocurrent will continue to bring electrons from electrode 2 to electrode 3, by way of electrode 1, until a voltage equal to the  $V_{OC}$  ( $\sim 0.7$  V) is built up at which point the oxidized dye (S<sup>+</sup>) will cease to be reduced back to its ground state (S) and the net current flow in the device will drop to zero. It should be noted in this case that the purpose of the carbon layer on the surface of the porous silicon is to act as a passive electrochemical interface that reverses the compromised electrical properties of highly doped porous silicon due to surface defects.<sup>24</sup>


In order to assess the combined integrated device performance, we first examined the individual performance of the electrochemical supercapacitor and the DSSC in the integrated system. This was performed by electrically isolating the individual supercapacitor electrodes (2 and 3) and the DSSC electrodes (1 and 2) as labeled in Figure 1. In this manner, we assessed the integrated supercapacitor through electrochemical analysis including cyclic voltammety and galvanostatic charge–discharge measurements, shown in Figure 2. As the supercapacitor operating voltage for the integrated device only extends through the voltage range defined by the open-circuit

voltage ( $V_{OC}$ ) of the DSSC, we performed measurements only up to 0.65–0.7 V. This is well within the range of the supercapacitor electrochemical window, and CV scans at three rates of 100, 50, and 25 mV/s (Figure 2A) demonstrate a near-ideal boxlike shape of the CV curves indicating low internal resistance and stable charge storage in this operating range. Galvanostatic charge–discharge measurements (Figure 2B) were performed at currents normalized to the footprint specific area of the device, which is most relevant for planar integration, which extended from 0.05 to 0.25 mA/cm<sup>2</sup>. The nearly perfect triangular shape of the charge–discharge curves indicates an ideal supercapacitor charge storage mechanism in this voltage range with good Coulombic efficiency. Specifically, at slow charging rates of 0.1 mA/cm<sup>2</sup>, we measure a Coulombic efficiency of 94% and an overall energy efficiency of 80% with a footprint-specific capacitance measured to be 3.5 mF/cm<sup>2</sup> ( $\sim 5.7$  C/g based on the active tethered porous silicon material) and a footprint equivalent series resistance of 84  $\Omega$ ·cm<sup>2</sup>. This non-Faradaic charge storage performance is improved in comparison to other recent reports using materials such as TiO<sub>2</sub> nanotubes and ZnO nanowires.<sup>20,22</sup>

In order to assess the performance of only the DSSC component of the integrated system, we performed  $I$ – $V$  scans (Figure 3). From this  $I$ – $V$  curve assessment, we measured a short circuit current density ( $J_{SC}$ ) of 11.5 mA/cm<sup>2</sup>, a  $V_{OC}$  of



**Figure 3.** Assessment of the isolated DSSC performance in the integrated DSSC-supercapacitor system, specifically showing the  $I$ – $V$  curve profile (black) and the voltage–power efficiency profile emphasizing the maximum power point near 0.49 V, consistent with this DSSC system.



**Figure 4.** Device characterization of the full, integrated silicon DSSC-supercapacitor device. (A) Voltage as a function of time for photocharging of an integrated system using the DSSC; the corresponding current–time profile is shown in red, emphasizing that the majority of stored charge occurs at voltages below 0.6 V. (B) Light-charging and dark-discharging curves relative to supercapacitor footprint showing photocharging to 0.64 V, and subsequent dark Galvanostatic supercapacitor discharging at rates of 0.05, 0.1, and 0.25 mA/cm<sup>2</sup>. Additional data for discharging rates of 0.01 mA/cm<sup>2</sup> are shown in the Supporting Information, emphasizing discharging times up to 200 s.

0.68 V, and a fill factor of 61%, which are comparable to literature values for DSSCs. At the maximum power point of 0.49 V, the DSSC demonstrated 4.8% power conversion efficiency, though this power conversion efficiency does not directly correlate to the integrated device efficiency because charge storage occurs over a range of voltages and power conversion efficiencies drop from this value on either side of the maximum power point.

Following device testing of the individual DSSC and supercapacitor components, we tested the integrated device using a manual illumination-dark state process: (i) the device was charged using AM 1.5G illumination (100 mW/cm<sup>2</sup>) from a Newport solar simulator until reaching a set cutoff voltage near the  $V_{OC}$  and (ii) the illumination was blocked, the electrical connection between electrodes 1 and 3 was removed, and the device was galvanostatically discharged in the dark. This testing method is discussed in greater detail in the Supporting Information. The temporal charging profile (Figure 4) demonstrates both the dynamic change in photocurrent and voltage as a function of charging time, where the photocurrent is measured across the DSSC and supercapacitor (electrodes 1 and 3), and the voltage is measured across the supercapacitor (electrodes 2 and 3). Evident from this plot, the voltage profile of the supercapacitor exhibits a plateau near the  $V_{OC}$  of the DSSC with the majority of the photocurrent stored at voltages below 0.6 V.

In order to demonstrate the combined function of the device, emphasizing the ability of the integrated system to harvest solar energy and deliver that energy under dark conditions (e.g., when a cloud passes overhead, or in the circumstance of a power spike), we demonstrate the ability to photocharge the integrated system using the above-mentioned setup, and galvanostatically discharge the device at currents of 0.05, 0.1, and 0.25 mA/cm<sup>2</sup> (Figure 4B) with a charging cutoff voltage of 0.64 V, near the  $V_{OC}$ . From the 0.1 mA/cm<sup>2</sup> discharge curve, we calculate the energy density and power density of the discharge to be 0.17  $\mu$ Wh/cm<sup>2</sup> and 22  $\mu$ W/cm<sup>2</sup> respectively. The energy and power density for all of the discharging currents are reported in the Supporting Information. Furthermore, in order to demonstrate the device stability under extended cycling, we performed 10 repeated cycles of photocharging and galvanostatic discharging that is in accordance with the stable individual cycling and operation of

the supercapacitor and DSSC components (Figures S9, S10, and S11 in Supporting Information).

Examining the DSSC power curve shown in Figure 3, it is clear that the solar conversion efficiency drops off as the operating voltage approaches the  $V_{OC}$ . Using this insight, which has been previously reported,<sup>20</sup> we limited the cutoff voltage of the photocapacitor to 0.6 V. As a result, the device was able to store 80% of the energy in a significantly shorter charging time (1.2 s rather than 2.8 s). In this manner, we were able to demonstrate an overall efficiency of 2.1% (Supporting Information Figure S6). Furthermore, due to the low equivalent series resistance (ESR) of the supercapacitor measured as 84  $\Omega$ -cm<sup>2</sup> from Figure 2B, high frequency power delivery can occur with negligible power loss, which complements energy harvesting systems prone to intermittent fluctuations based on environmental conditions.

Going forward from this proof-of-concept device architecture, we envision routes that can significantly improve the energy storage and power delivery capability of this device. First of all, our system utilizes a porous silicon energy storage material with depth of 8  $\mu$ m. Previous studies have emphasized the capability to etch porous silicon to depths over 0.2 mm, which we anticipate will significantly increase the total footprint energy storage capability of these systems.<sup>27,28</sup> Additionally, the use of architectures to improve voltage and cell-level usability, such as tandem DSSC systems, can improve the  $V_{OC}$  and maximum power voltage profile of the DSSC, better utilizing the large electrochemical window of the supercapacitor. Because the total energy stored in an ideal supercapacitor scales as  $E = 1/2CV^2$ , where  $V$  is the voltage at which the charge is stored, doubling the voltage in a tandem cell improves the energy stored by four times, for example. Beyond this, we envision routes where multiple devices are connected into full-size panels using ion conducting backplanes to store charge between devices and deliver voltages compatible with household or grid applications. Such devices could be important to enable constant power delivery in microgrid systems as well as for power balancing during energy conversion.

In summary, we demonstrate the ability to produce a photocapacitor where an individual silicon wafer can be processed as a multifunctional energy storage and conversion unit using a straightforward fabrication route that builds upon conventional wafer-scale silicon semiconductor manufacturing

processes. This enables a silicon wafer to simultaneously perform the Faradaic charge transfer role of a DSSC as well as the non-Faradaic double-layer charge storage role of an electrochemical supercapacitor. Unlike other routes for integration, where individual materials are combined into a heterogeneous electrode, usually involving Pt and other conductive nanomaterials for DSSC-storage systems, our work adapts silicon to play both roles of energy storage and conversion, which eliminates the necessity for Pt in the DSSC and appeals to the true theme of integration. On a large scale, the development of integrated energy storage and conversion systems may be an enabling technology for the future of a decentralized energy grid and greater penetration of renewable energy resources into existing grids that have low tolerance to overcome the variability introduced by intermittent renewable power generation. Furthermore, the use of silicon to accomplish this builds upon global incentives that focus on the low-cost manufacturing of silicon materials for solar applications, where this device architecture combines silicon with other sustainable materials such as TiO<sub>2</sub> to produce efficient integrated solar-storage systems.

## ■ ASSOCIATED CONTENT

### 📄 Supporting Information

Additional information and figures. This material is available free of charge via the Internet at <http://pubs.acs.org>.

## ■ AUTHOR INFORMATION

### Corresponding Author

\*E-mail: [cary.l.pint@vanderbilt.edu](mailto:cary.l.pint@vanderbilt.edu).

### Author Contributions

A.P.C. and W.R.E. contributed equally.

### Notes

The authors declare no competing financial interest.

## ■ ACKNOWLEDGMENTS

We thank Holly Zarick for assistance with dye-sensitized solar cell fabrication. This work was supported in part by National Science Foundation (NSF) CMMI Grant 1334269, NSF BRIGE award No. 1342185, and National Science Foundation Graduate Research Fellowship Program Grant No. 1445197.

## ■ REFERENCES

- (1) Bella Espinar, D. M. *Report to IEA-PVPS*; International Energy Agency, 2011; T11-02.
- (2) Denholm, P.; Ela, E.; Kirby, B.; Milligan, M. *NREL Technical Report*; National Renewable Energy Laboratory, U.S. Department of Energy: Golden, CO 2010; NREL/TP-6A2-47187.
- (3) Dunn, B.; Kamath, H.; Tarascon, J. M. *Science* **2011**, *334*, 928–935.
- (4) Simon, P.; Gogotsi, Y. *Nat. Mater.* **2008**, *7*, 845–854.
- (5) Miyasaka, T.; Murakami, T. N. *Appl. Phys. Lett.* **2004**, *85*, 3932–3934.
- (6) Bagheri, N.; Aghaei, A.; Ghotbi, M. Y.; Marzbanrad, E.; Vlachopoulos, N.; Häggman, L.; Wang, M.; Boschloo, G.; Hagfeldt, A.; Skunik-Nuckowska, M. *Electrochim. Acta* **2014**, *143*, 390–397.
- (7) Chen, H.-W.; Hsu, C.-Y.; Chen, J.-G.; Lee, K.-M.; Wang, C.-C.; Huang, K.-C.; Ho, K.-C. *J. Power Sources* **2010**, *195*, 6225–6231.
- (8) Chen, T.; Qiu, L.; Yang, Z.; Cai, Z.; Ren, J.; Li, H.; Lin, H.; Sun, X.; Peng, H. *Angew. Chem., Int. Ed.* **2012**, *51*, 11977–11980.
- (9) Chen, T.; Yang, Z.; Peng, H. *ChemPhysChem* **2013**, *14*, 1777–1782.
- (10) Fu, Y.; Wu, H.; Ye, S.; Cai, X.; Yu, X.; Hou, S.; Kafafy, H.; Zou, D. *Energy Environ. Sci.* **2013**, *6*, 805–812.
- (11) Hsu, C.-Y.; Chen, H.-W.; Lee, K.-M.; Hu, C.-W.; Ho, K.-C. *J. Power Sources* **2010**, *195*, 6232–6238.
- (12) Huang, X.; Zhang, X.; Jiang, H. *J. Power Sources* **2014**, *248*, 434–438.
- (13) Kulesza, P. J.; Skunik-Nuckowska, M.; Grzejszczyk, K.; Vlachopoulos, N.; Yang, L.; Häggman, L.; Hagfeldt, A. *ECS Trans* **2013**, *50*, 235–244.
- (14) Mini, P. A.; Nair, S. V.; Subramanian, K. R. *Prog. Photovoltaics* **2013**, *21*, 1153–1157.
- (15) Murakami, T. N.; Kawashima, N.; Miyasaka, T. *Chem. Commun.* **2005**, 3346–3348.
- (16) Skunik-Nuckowska, M.; Grzejszczyk, K.; Kulesza, P. J.; Yang, L.; Vlachopoulos, N.; Häggman, L.; Johansson, E.; Hagfeldt, A. *J. Power Sources* **2013**, *234*, 91–99.
- (17) Song, T.; Sun, B. *ChemSusChem* **2013**, *6*, 408–410.
- (18) Wang, Y.; Tang, J.; Peng, Z.; Wang, Y.; Jia, D.; Kong, B.; Elzatahry, A. A.; Zhao, D.; Zheng, G. *Nano Lett.* **2014**, *14*, 3668–3673.
- (19) Wee, G.; Salim, T.; Lam, Y. M.; Mhaisalkar, S. G.; Srinivasan, M. *Energy Environ. Sci.* **2011**, *4*, 413–416.
- (20) Xu, J.; Wu, H.; Lu, L.; Leung, S.-F.; Chen, D.; Chen, X.; Fan, Z.; Shen, G.; Li, D. *Adv. Funct. Mater.* **2014**, *24*, 1840–1846.
- (21) Yang, Z.; Deng, J.; Sun, H.; Ren, J.; Pan, S.; Peng, H. *Adv. Mater.* **2014**, *26*, 2643–2647.
- (22) Zhang, X.; Huang, X.; Li, C.; Jiang, H. *Adv. Mater.* **2013**, *25*, 4093–4096.
- (23) Oakes, L.; Westover, A.; Mares, J. W.; Chatterjee, S.; Erwin, W. R.; Bardhan, R.; Weiss, S. M.; Pint, C. L. *Sci. Rep.* **2013**, *3*, 3020.
- (24) Chatterjee, S.; Carter, R.; Oakes, L.; Erwin, W. E.; Bardhan, R.; Pint, C. L. *J. Phys. Chem. C* **2014**, *118*, 10893–10902.
- (25) Westover, A. S.; Tian, J. W.; Bernath, S.; Oakes, L.; Edwards, R.; Shabab, F. N.; Chatterjee, S.; Anilkumar, A.; Pint, C. L. *Nano Lett.* **2014**, *14*, 3197–3202.
- (26) Erwin, W. R.; Oakes, L.; Chatterjee, S.; Zarick, H. F.; Pint, C. L.; Bardhan, R. *ACS Appl. Mater. Interf.* **2014**, *6*, 9904–9910.
- (27) Parkhutik, V. *Solid-State Electron.* **1999**, *43*, 1121–1141.
- (28) Granitzer, P.; Rumpf, K. *Materials* **2010**, *3*, 943–998.